## **Schedule of BASIC FDP**

FDP Application Number: 1716464999

Title of the FDP: Semiconductor Design & Its Integration with Disruptive Technological Innovations

**FDP Start Date:** 9/09/2024

FDP End Date: 14/09/2024

Day 1	Day 2	Day 3	Day 4	Day 5	Day 6
9:00 – 9:30 Inauguration					
9:30 – 12:00 Session 1	9:30 – 12:00 Session 3	9:30 – 12:00 Session 5	9:30 – 12:00 Session 7	9:00 – 1:00 Industrial visit	9:30 – 12:00 Session 10
<ol> <li>Name of the Expert: Dr. Vadihiya Narendar</li> <li>Designation: Assistant Professor</li> <li>Organization: NIT Warangal, Telangana</li> <li>Experience in Years: 10 Years</li> <li>Topic to be taught: VLSI &amp; Nanoelectronics</li> </ol>	<ol> <li>Name of the Expert: Dr. Gajanan Awari</li> <li>Designation: Professor &amp; AICTE Nominated Margdarshak and Chief Coordinator</li> <li>Organization: Government Polytechnic, Nagpur, MS</li> <li>Experience in Years: 25 Years</li> <li>Topic to be taught: Semiconductors Integration in Electric Vehicles</li> </ol>	<ol> <li>Name of the Expert: Mr. RajVardhan</li> <li>Designation: Technical Director</li> <li>Organization: JDMTech Semiconductor Pot Ltd</li> <li>Experience in Years: 16 years</li> <li>Topic to be taught: A1 implementation in Design for Testability</li> </ol>	<ol> <li>Name of the Expert: Dr. Jitesh Shinde</li> <li>Designation: Associate Professor</li> <li>Organization: CSMSS Chh. Shahu College of Engineering, Chh. Sambhajinagar</li> <li>Experience in Years: 16 years</li> <li>Topic to be taught: NEP2020 for Semiconductor- Based Curriculum</li> </ol>	<ol> <li>Name of the Organization: National Institute of Electronics &amp; Information Technology</li> <li>Complete address with pincode : Dr. B.A. M. University Campus, Dr Babasaheb Ambedkar Marathwada University Campus, Aurangabad, Maharashtra 431004</li> <li>Industry Type: Electronics &amp; Information Technology</li> <li>Arcea of specification: Electronics, IT and knowledge-based enterprise</li> </ol>	<ol> <li>Name of the Expert: Dr. M. Krishnasamy</li> <li>Designation: Assistant Professor, Senior Grade-2</li> <li>Organization: Vellore Institute of Technology (VIT-AP University), Amravathi, Andhra Pradesh</li> <li>Experience in Years: 14 years</li> <li>Topic to be taught: MEMS Device Design, Renewable Energy, Systems and Microelectronics</li> </ol>
12:00 – 1:00 Article Discussion	12:00 – 1:00 Article Discussion	12:00 – 1:00 Article Discussion	12:00 – 1:00 Article Discussion		
1.Title of the Research Paper: Implementation of deep neural networks on FPGA-CPU platform using Xilinx SDSOC 2. Name of the journal: Analog Integrated Circuits and Signal Processing 3. Year of Publication:	for power optimized pipeline ADC <b>2. Name of the journal:</b>	1. Title of the Research Paper: A 7.5 Gb/s/pin 8-Gb LPDDR5 SDRAM with Various High-Speed and Low-Power Techniques 2. Name of the journal: IEEE Journal of Solid-State Circuits 3. Year of Publication:	Donom		12:00 – 1:00 Article Summary
2020		2020	3. Year of Publication:		
1:00 - 2:00	1:00 - 2:00	1:00 - 2:00	1:00 - 2:00	1:00 - 2:00	1:00 - 2:00
Lunch	Lunch	Lunch	Lunch	Lunch	Lunch
2:00 – 4:30 Session 2	2:00 – 4:30 Session 4	2:00 – 4:30 Session 6	2:00 - 4:30 Session 8	2:00 – 4:30 Session 9	
<ol> <li>Name of the Expert: Dr. Vadthiya Narendar</li> <li>Designation: Assistant Professor</li> <li>Organization: NIT Warangal, Telangana</li> <li>Experience in Years: 10 Years</li> <li>Topic to be taught: VLSI &amp; Nanoelectronics with Practical Approach</li> </ol>	<ol> <li>Name of the Expert: Mr. Shrikant Atkarne</li> <li>Designation: Head Technical</li> <li>Organization: Spaarta Soft Technology Solutionss, Pune</li> <li>Experience in Years: 15 years</li> <li>Topic to be taught: Next Generation Nano Electronics Devices Circuits and its Application using EDA Simulation Tools</li> </ol>		<ol> <li>Name of the Expert: Dr. Jayaraj U. Kidav</li> <li>Designation: Executive Director</li> <li>Organization: National Institute of Electronics &amp; Information Technology</li> <li>Experience in Years: 15 years</li> <li>Topic to be taught: ASIC Physical Design</li> </ol>	<ol> <li>Name of the Expert: Mr. Ashish Suresh Khachane</li> <li>Designation: Interface IP Application Engineer</li> <li>Organization: Intel India</li> <li>Experience in Years: 12 years</li> <li>Topic to be taught: Recent Trends in Semiconductor integration in disruptive technologies</li> </ol>	2:00 – 4:00 MCQ & Reflection Journal
4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools	4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools	4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools	4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools	4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools	4:00 – 5:00 Valedictory Session